<br>
<table width=100%>
<tr valign=top>
<td width=40%><font size=1 face="sans-serif"><b>linux-ppc linux-ppc/eurotel</b></font>
<br><font size=1 face="sans-serif">Sent by: Massimiliano Patriarca</font>
<p><font size=1 face="sans-serif">23/01/2007 10.42</font>
<td width=59%>
<table width=100%>
<tr valign=top>
<td>
<div align=right><font size=1 face="sans-serif">To</font></div>
<td><font size=1 face="sans-serif">"Wade Maxfield" <wmaxfield@gmail.com></font>
<tr valign=top>
<td>
<div align=right><font size=1 face="sans-serif">cc</font></div>
<td>
<tr valign=top>
<td>
<div align=right><font size=1 face="sans-serif">Subject</font></div>
<td><font size=1 face="sans-serif">Re: System Ace booting (or not) question</font><a href=Notes://lnseur01/C12571E40031FF50/DABA975B9FB113EB852564B5001283EA/6166664DBE2CE5E4C125725A0059CA63>Collegamento</a></table>
<br>
<table>
<tr valign=top>
<td>
<td></table>
<br></table>
<br>
<br><font size=2 face="sans-serif">Hi Wade,</font>
<br><font size=2 face="sans-serif">we made our board from scratch, there
are two FPGA, one FX12 and one SX35, loaded with system ace,Montavista
Linux and everything is ok.</font>
<br><font size=2 face="sans-serif">Is the JTAG chain in the correct sequence?</font>
<br><font size=2 face="sans-serif">are there in your board only one fpga
or there is a chain with two fpga? if yes the Xilinx documentation with
genace.tcl fails to concatenate two fpga files.</font>
<br><font size=2 face="sans-serif">also verify the tools errors manually
executing the genace.tcl commands; they are not so difficult to understand.</font>
<br><font size=2 face="sans-serif">also verify that bootlloop code is loaded
into the fabric ram.</font>
<br><font size=2 face="sans-serif">keep in mind that your memory is to
be loaded via JTAG command, so if FPGA load correctly and DDR is working,
then there is no reason to have DDR load failure.</font>
<br><font size=2 face="sans-serif">regards</font>
<br>
<br>
<br>
<table width=100%>
<tr valign=top>
<td width=40%><font size=1 face="sans-serif"><b>"Wade Maxfield"
<wmaxfield@gmail.com></b> </font>
<br><font size=1 face="sans-serif">Sent by: linuxppc-embedded-bounces+linux-ppc=eurotel.it@ozlabs.org</font>
<p><font size=1 face="sans-serif">05/01/2007 17.23</font>
<td width=59%>
<table width=100%>
<tr valign=top>
<td>
<div align=right><font size=1 face="sans-serif">To</font></div>
<td><font size=1 face="sans-serif">christophe.alayrac@cresitt.com</font>
<tr valign=top>
<td>
<div align=right><font size=1 face="sans-serif">cc</font></div>
<td><font size=1 face="sans-serif">ppc <linuxppc-embedded@ozlabs.org></font>
<tr valign=top>
<td>
<div align=right><font size=1 face="sans-serif">Subject</font></div>
<td><font size=1 face="sans-serif">Re: System Ace booting (or not) question</font></table>
<br>
<table>
<tr valign=top>
<td>
<td></table>
<br></table>
<br>
<br>
<br><font size=3>Hi Alayrac,<br>
<br>
Thank you for your reply.<br>
<br>
No, there is no bus error.<br>
<br>
The memory map of our design matches the ML403 as regards the DDR
ram. We are just trying to get the code into external DDR Ram.<br>
<br>
The code start address is specified in the elf file, and lists correctly
on the screen as the genace script executes.<br>
<br>
The code in zImage.elf is compiled to the DDR space, and so should
load there. The genace script prints out the code will load there
when it runs and places <br>
the .elf file into the system. The system.ace file is 10 megabytes
after the zImage.elf code is put into it. when doing only the internal
block ram load, the system.ace<br>
file is only 2.8 megabytes in size.<br>
<br>
<br>
thanks again,<br>
wade<br>
<br>
<br>
<br>
</font>
<br><font size=3>On 1/5/07, <b>alayrac christophe</b> <</font><a href=mailto:christophe.alayrac@cresitt.com><font size=3 color=blue><u>christophe.alayrac@cresitt.com</u></font></a><font size=3>
> wrote:</font>
<br><font size=3>High Wade,<br>
<br>
Does systemace comes out with a bus error? (Red led on ML403 board)? <br>
<br>
If yes may be its because the memory map of your design did not fit with<br>
ML403 ones and that SystemaAce try to load kernel image in a non ram<br>
place.<br>
<br>
you may have to specify the code start address to the genace.tcl script<br>
to generate properly the ace file. (it should be something like<br>
start_address 0xYOURADDR in the opt file)<br>
<br>
Have you tried to download the kernel image through JTAG?<br>
<br>
You can also try to compile a standalone code in DDR space (not BRAM as
<br>
describe in your email) an try to make an ace file with it.<br>
<br>
regards<br>
<br>
Chris<br>
<br>
Le vendredi 05 janvier 2007 à 09:20 -0600, Wade Maxfield a écrit :<br>
><br>
> I'm very new to System Ace, and this is probably a stupid question.
<br>
><br>
> We were able, with the Monta Vista Linux to get a system.ace
with a<br>
> zImage.elf linux file to boot on an ml403 board. The system
ace chip<br>
> seemed to copy the zImage.elf into DDR ram, and the system booted.
No <br>
> block ram used.<br>
><br>
> We created a board with an xf60 and a system ace chip
on it and<br>
> created a system.ace file. The xilinx loads, but the zImage.elf
does<br>
> not copy into ddr ram. We ran the testfatfs code and read from
and <br>
> wrote to the compact flash on the system ace chip, verifying the files<br>
> through a compact flash adaptor on a pc.<br>
><br>
> We created a memory test using the ppc and were able
(after some<br>
> wiring changes and other headaches) to prove the ddr ram works. There
<br>
> is enough of it to support linux (64 meg), and testing all 64 million<br>
> locations with various fixed and incrementing patterns proves it<br>
> works.<br>
><br>
> However, we could not get the external ram to load up
with the <br>
> linux zImage.elf file. When this failed, we created a system.ace file<br>
> with two elf's in it, one for linux, one for a memory read/write<br>
> tester in block ram.<br>
><br>
> It appears the system ace chip loads the info into block ram
just <br>
> fine, and our memory test executes. However, our ddr ram has
nothing<br>
> in it. We reversed the order of the elf files, and that still
did not<br>
> help.<br>
><br>
> Do we need a helper CPLD on this board to accomplish what the
ML403 <br>
> accomplishes? Or do we need to do a boot loader in code? If
we need<br>
> to do a boot loader, how come the Monta Vista linux doesn't need one<br>
> on the ml403 board? I've been googling and scouring the Xilinx
site, <br>
> but I've achieved nothing but a few less hairs on my head.<br>
><br>
> I've already asked Monta Vista this question, and they quoted<br>
> verbatim the page from the xilinx manual, which is a generic answer
to <br>
> the specific question. Even if the xilinx manual is the answer,
we<br>
> aren't seeing the results the manual implies we will see.<br>
><br>
> Can someone give me a clue?<br>
><br>
> thanks,<br>
> wade <br>
><br>
> _______________________________________________<br>
> Linuxppc-embedded mailing list<br>
> </font><a href="mailto:Linuxppc-embedded@ozlabs.org"><font size=3 color=blue><u>Linuxppc-embedded@ozlabs.org</u></font></a><font size=3><br>
> </font><a href="https://ozlabs.org/mailman/listinfo/linuxppc-embedded"><font size=3 color=blue><u>https://ozlabs.org/mailman/listinfo/linuxppc-embedded</u></font></a><font size=3><br>
</font>
<br><tt><font size=2>_______________________________________________<br>
Linuxppc-embedded mailing list<br>
Linuxppc-embedded@ozlabs.org<br>
https://ozlabs.org/mailman/listinfo/linuxppc-embedded</font></tt>
<br>